How Transistor Area Shrank by 1 Million Fold
Springer International Publishing (Verlag)
978-3-030-40020-0 (ISBN)
This book explains in layman's terms how CMOS transistors work. The author explains step-by-step how CMOS transistors are built, along with an explanation of the purpose of each process step. He describes for readers the key inventions and developments in science and engineering that overcame huge obstacles, enabling engineers to shrink transistor area by over 1 million fold and build billions of transistor switches that switch over a billion times a second, all on a piece of silicon smaller than a thumbnail.
Education: Ph.D. Physical Chemistry, U. of Illinois. Postdoctorate in Physics and Quantum Optics, U. of Arizona. Postgraduate courses in Solid State Physics at U. of Texas Dallas and U. of Texas Arlington. 8 years - Tigelaar Consulting, LLC. Wrote 150+ patent applications for Customer. Yield consultant to several major semiconductor companies. Technical advisor to 3 startup companies. 2 years - PDF Solutions: Senior consultant. Yield enhancement and SRAM layout. 26 years - Texas Instruments, Inc. Managed technical engineering groups. Developed manufacturing flows for next generation integrated circuits. 70+ US patents. 40+ publications in technical journals. TI Fellow. 4 years - Abbott Labs, Inc. Managed Technical Troubleshooting group that diagnosed and fixed production problems and customer problems with Abbott's diagnostic kits. 5 years - Rohm and Haas Co. Plastics Engineer, Developed production procedures for diagnostic reagents. Setup and managed the production facility for RIA diagnostic kits for Micromedic Systems, Inc., a subsidiary of Rohm and Hass Co. 1 patent. Cofounder of Testchip Technologies, LLC. Developed automated software for testchip layout.
Introduction.- Overview.- Semiconductors and Insulators.- Diodes, MOS Transistors, Bipolar Transistors, Inverters.- Building High Performance MOS Transistors.- Parasitic MOS and Bipolar Transistors.- Design Rules and Photo Patterns.- CMOS Inverter Process Flow.- Key Inventions & Developments that Enabled Scaling.- Process Flow with Histories of Scaling at Key Steps.
| Erscheinungsdatum | 18.07.2020 |
|---|---|
| Zusatzinfo | XXIV, 319 p. 263 illus., 202 illus. in color. |
| Verlagsort | Cham |
| Sprache | englisch |
| Maße | 155 x 235 mm |
| Gewicht | 682 g |
| Themenwelt | Mathematik / Informatik ► Informatik ► Theorie / Studium |
| Naturwissenschaften ► Physik / Astronomie ► Angewandte Physik | |
| Technik ► Elektrotechnik / Energietechnik | |
| Schlagworte | History of Transistor Scaling • Lithography Chemistry • Lithography Enhancements • Moore's law • Moore’s Law • Semiconductors and Insulators Scaling |
| ISBN-10 | 3-030-40020-4 / 3030400204 |
| ISBN-13 | 978-3-030-40020-0 / 9783030400200 |
| Zustand | Neuware |
| Haben Sie eine Frage zum Produkt? |
aus dem Bereich
