New Data Structures and Algorithms for Logic Synthesis and Verification
Springer International Publishing (Verlag)
978-3-319-82753-7 (ISBN)
Luca Gaetano Amaru is a Senior II, R&D Engineer at Synopsys Inc., Mountain View, CA. Formerly, he was a research assistant and PhD student in Computer Science at EPFL, Integrated Systems Laboratory, Lausanne, Switzerland, where he worked on new data structures and algorithms for logic synthesis and verification, under the direction of Prof. De Micheli, Dr. Gaillardon and Prof. Burg. He received his Bachelor's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, in 2009. In 2011 he received his double Master's Degree in Electronic Engineering, with honors, from Politecnico di Torino, Italy, and Politecnico di Milano, Italy. In 2014, he was a visiting researcher at Stanford University, Palo Alto, CA, USA.
Introduction.- Part 1. Logic Representation, Manipulation and Optimization.- Biconditional Logic.- Majority Logic.- Part 2. Logic Satisfiability and Equivalence Checking.- Exploiting Logic Properties to Speedup SAT.- Majority Normal Form Representation and Satisfiability.- Improvements to the Equivalence Checking of Reversible Circuits.- Conclusions.
Erscheinungsdatum | 05.03.2022 |
---|---|
Zusatzinfo | XVI, 156 p. 44 illus., 20 illus. in color. |
Verlagsort | Cham |
Sprache | englisch |
Maße | 155 x 235 mm |
Gewicht | 272 g |
Themenwelt | Mathematik / Informatik ► Informatik ► Theorie / Studium |
Technik ► Elektrotechnik / Energietechnik | |
Schlagworte | Digital logic synthesis • formal methods • Logic circuit synthesis • Logic Optimization • Logic Verification • VLSI Logic Synthesis |
ISBN-10 | 3-319-82753-7 / 3319827537 |
ISBN-13 | 978-3-319-82753-7 / 9783319827537 |
Zustand | Neuware |
Haben Sie eine Frage zum Produkt? |
aus dem Bereich