VHDL Answers to Frequently Asked Questions - Ben Cohen

VHDL Answers to Frequently Asked Questions

(Autor)

Buch | Softcover
291 Seiten
2013
Springer-Verlag New York Inc.
978-1-4757-2626-8 (ISBN)
106,99 inkl. MwSt
VHDL Answers to Frequently asked Questions is a follow-up to the author's book VHDL Coding Styles and Methodologies (ISBN 0-7923-9598-0). On completion of his first book, the author continued teaching VHDL and actively participated in the comp. lang. vhdl newsgroup. During his experiences, he was enlightened by the many interesting issues and questions relating to VHDL and synthesis. These pertained to: misinterpretations in the use of the language; methods for writing error free, and simulation efficient, code for testbench designs and for synthesis; and general principles and guidelines for design verification. As a result of this wealth of public knowledge contributed by a large VHDL community, the author decided to act as a facilitator of this information by collecting different classes of VHDL issues, and by elaborating on these topics through complete simulatable examples. This book is intended for those who are seeking an enhanced proficiency in VHDL. Its target audience includes: 1. Engineers. The book addresses a set of problems commonly experienced by real users of VHDL. It provides practical explanations to the questions, and suggests practical solutions to the raised issues. It also includes packages to achieve common utilities, useful in the generation of debug code aDd testbench designs. These packages include conversions to strings (the IMAGE package), generation of Linear Feedback Shift Registers (LFSR), Multiple Input Shift Register (MISR), and random number generators.

1. Language Elements.- 2. Arrays.- 3. Drivers.- 4. Subprograms.- 5. Packages.- 6. Models.- 7. Synthesis.- 8. Design Verification and Testbench.- 9. Potpourri.- Appendix A: Vhdl’93 and Vhdl’87 Syntax Summary.- Appendix B: Package Standard.- Appendix C: Package Textio.- Appendix D: Package STD­­_Logic_1164.- Appendix E: Package STD_Logic_Arith.- Appendix F: Vhdl Predefined Attributes.

Erscheint lt. Verlag 3.3.2013
Zusatzinfo 6 Illustrations, black and white; XXV, 291 p. 6 illus.
Verlagsort New York, NY
Sprache englisch
Maße 178 x 254 mm
Themenwelt Informatik Weitere Themen CAD-Programme
Informatik Weitere Themen Hardware
Technik Elektrotechnik / Energietechnik
ISBN-10 1-4757-2626-0 / 1475726260
ISBN-13 978-1-4757-2626-8 / 9781475726268
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
Band 1: Produktion

von Thomas Bauernhansl

Buch | Hardcover (2024)
Springer Vieweg (Verlag)
99,99
Einführung in die Geometrische Produktspezifikation

von Daniel Brabec; Ludwig Reißler; Andreas Stenzel

Buch | Softcover (2023)
Europa-Lehrmittel (Verlag)
20,70