Reconfigurable Computing: Architectures, Tools and Applications

9th International Symposium, ARC 2013, Los Angeles, CA, USA, March 25-27, 2013, Proceedings
Buch | Softcover
XVI, 238 Seiten
2013 | 2013
Springer Berlin (Verlag)
978-3-642-36811-0 (ISBN)
49,22 inkl. MwSt
This book constitutes the thoroughly refereed conference proceedings of the 9th International Symposium on Reconfigurable Computing: Architectures, Tools and Applications, ARC 2013, held in Los Angeles, CA, USA, in March 2013. The 28 revised papers presented, consisting of 20 full papers and 11 poster papers were carefully selected from 41 submissions. The topics covered are applications, arithmetic, design optimization for FPGAs, architectures, place and routing.

Heterogeneous Reconfigurable System for Adaptive Particle Filters in Real-Time Applications.- Hardware Acceleration of Genetic Sequence Alignment.- An FPGA Acceleration for the Kd-tree Search in Photon Mapping.- SEU Resilience of DES, AES in SRAM-based FPGA.- An Architecture for IPv6 Lookup Using Parallel Index Generation Units.- Hardware Index to Set Partition Converter.- Teaching SoC Using Video Games to Improve Student Engagement.- Parameterized Design and Evaluation of Bandwidth Compressor for Floating-Point Data Streams in FPGA-based Custom Computing.- Hardware Acceleration of Matrix Multiplication Over Small Prime Finite Fields.- Flexible Design of a Modular Simultaneous Exponentiation Core for Embedded Platforms.- Architecture for Transparent Binary Acceleration of Loops with Memory Accesses.- Parametric Optimization of Reconfigurable Designs using Machine Learning.- Fast Template-based Heterogeneous MPSoC Synthesis on FPGA.- Hierarchical and Multiple Switching NoC with Floorplan based Adaptability.- Performance Analysis And Optimization of High Density Tree-Based 3D Multilevel FPGA.

Erscheint lt. Verlag 9.2.2013
Reihe/Serie Lecture Notes in Computer Science
Theoretical Computer Science and General Issues
Zusatzinfo XVI, 238 p. 104 illus.
Verlagsort Berlin
Sprache englisch
Maße 155 x 235 mm
Gewicht 393 g
Themenwelt Mathematik / Informatik Informatik Netzwerke
Informatik Theorie / Studium Algorithmen
Informatik Weitere Themen Hardware
Schlagworte Algorithm analysis and problem complexity • dynamically reconfigurable hardware • Embedded Systems • partially reconfigurable FPGAs • performance modeling • VLIW processor
ISBN-10 3-642-36811-5 / 3642368115
ISBN-13 978-3-642-36811-0 / 9783642368110
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
IT zum Anfassen für alle von 9 bis 99 – vom Navi bis Social Media

von Jens Gallenbacher

Buch | Softcover (2021)
Springer (Verlag)
29,99
Interlingua zur Gewährleistung semantischer Interoperabilität in der …

von Josef Ingenerf; Cora Drenkhahn

Buch | Softcover (2023)
Springer Fachmedien (Verlag)
32,99