Introduction to Reconfigurable Computing (eBook)

Architectures, Algorithms, and Applications
eBook Download: PDF
2007 | 2007
XXV, 359 Seiten
Springer Netherland (Verlag)
978-1-4020-6100-4 (ISBN)

Lese- und Medienproben

Introduction to Reconfigurable Computing - Christophe Bobda
Systemvoraussetzungen
96,29 inkl. MwSt
  • Download sofort lieferbar
  • Zahlungsarten anzeigen

This work is a comprehensive study of the field. It provides an entry point to the novice willing to move in the research field reconfigurable computing, FPGA and system on programmable chip design. The book can also be used as teaching reference for a graduate course in computer engineering, or as reference to advance electrical and computer engineers. It provides a very strong theoretical and practical background to the field, from the early Estrin's machine to the very modern architecture such as embedded logic devices.



Dr. Christophe Bobda is Associate Professor in the Department of Computing Science at Kaiserslautern University of Technology in Germany
Introduction in Reconfigurable Computing provides a comprehensive study of the field Reconfigurable Computing. It provides an entry point to the novice willing to move in the research field reconfigurable computing, FPGA and system on programmable chip design. The book can also be used as teaching reference for a graduate course in computer engineering, or as reference to advance electrical and computer engineers. It provides a very strong theoretical and practical background to the field of reconfigurable computing, from the early Estrin's machine to the very modern architecture like coarse-grained reconfigurable device and the embedded logic devices. Apart from the introduction and the conclusion, the main chapter of the book are the following: Architecture of reconfigurable systems, which presents the technology and the architecture used in fined-grained and those used in coarse-grained reconfigurable devices.Design and implementation: This section deals with the implementation on reconfigurable system. It briefly covers the steps needed to implement application on today's FPGAs. And focus on the logic synthesis for FPGA, in particular LUT technology mapping.High-Level Synthesis for Reconfigurable Devices: The high-level synthesis for reconfigurable systems, also known as temporal partitioning is presented here. Several temporal partitioning techniques are presented and explained.Temporal placement: This section considers stand alone reconfigurable systems. Its assume that a kind of operating systems for reconfigurable systems is in charge of managing the resources of a given system and allocate space on a device for the computation of incoming tasks., and therefore presents several temporal placement approaches for off-line as well as on-line placement.On-line and Dynamic Interconnection: This chapter reviews andexplains the different approaches for allowing communication between modules dynamically placed at run-time on a given device. Designing a reconfigurable application on Xilinx Virtex FPGA: In this section, the different design approaches of partial reconfigurable systems on the Xilinx FPGAs that are one of the few one on the market with this feature, is explained.System on programmable chip: System on programmable chip is a hot topic in reconfigurable computing. This is mainly the integration of a system made upon some peripheral (UART, Ethernet, VGA, etc.), but also computational (Coding, filter, etc.) hardware modules on one programmable chip. The current usable solutions are presented: The book furthermore focusses on the development of adaptive multiprocessors on chip, i.e. systems consisting of a set of Processors and exchangeable hardware accelerators. Applications: This part covers the use of reconfigurable system in computer architecture (rapid prototyping, reconfigurable supercomputer, reconfigurable massively parallel computers) and algorithm better adapted for reconfigurable systems (distributed arithmetic, network packet processing, etc...)

Dr. Christophe Bobda is Associate Professor in the Department of Computing Science at Kaiserslautern University of Technology in Germany

Foreword. Preface. List of Figures. List of Tables. 1. INTRODUCTION. 1 General Purpose Computing. 2 Domain Specific Processors. 3 Application Specific Processors. 4 Reconfigurable Computing. 5 Fields of Application. 6 Organization of the book. 2. RECONFIGURABLE ARCHITECTURES. 1 Early Work. 2 Simple Programmable Logic Devices. 3 Complex Programmable Logic Device. 4 Field Programmable Gate Arrays. 5 Coarse-grained reconfigurable devices. 6 Conclusion. 3. IMPLEMENTATION. 1 Integration. 2 FPGA Design Flow. 3 Logic Synthesis. 4 Conclusion. 4. HIGH-LEVEL SYNTHESIS FOR RECONFIGURABLE DEVICES. 1 Modelling. 2 Temporal partitioning algorithms. 3 Conclusion. 5. TEMPORAL PLACEMENT. 1 Off-Line Temporal Placement. 2 On-Line Temporal Placement. 3 Managing the Device’s Free Space with Empty Rectangles. 4 Managing the Device’s Occupied Space. 5 Conclusion. 6. ON-LINE COMMUNICATION. 1 Direct Communication. 2 Communication Over Third Party. 3 Bus-based Communication. 4 Circuit Switching. 5 Network on Chip. 6 The Dynamic Network on Chip (DyNoC). 7 Routing Packets. 8 Analysis of efficiency. 9 DyNoC Implementation on FPGAs. 10 Conclusion. 7. PARTIAL RECONFIGURATION DESIGN. 1 Partial Reconfiguration on Virtex Devices. 2 Bitstream Manipulation with JBits. 3 The Modular Design Flow. 4 The Early Access Design Flow. 5 Creating partially reconfigurable designs. 6 Partial Reconfiguration using Handel-C Designs. 7 Platform design. 8 Enhancement in the Platform Design. 9 Conclusion. 8. SYSTEM ONA PROGRAMMABLE CHIP. 1 Introduction to SoPC. 2 Adaptive Multiprocessing on Chip. 3 Conclusion. 9. APPLICATIONS. 1 Pattern Matching. 2 Video Streaming. 3 Distributed Arithmetic. 4 Adaptive controller. 5 Adaptive Cryptographic Systems. 6 Software Defined Radio. 7 High Performance Computing. 8 Conclusion References. Appendices. A Hints to Labs. 1 Prerequisites. 2 Reorganization of the project Video8nonpr. B Party. C QuickPart-YTutorial.

Erscheint lt. Verlag 30.9.2007
Zusatzinfo XXV, 359 p.
Verlagsort Dordrecht
Sprache englisch
Themenwelt Mathematik / Informatik Informatik Software Entwicklung
Mathematik / Informatik Informatik Theorie / Studium
Informatik Weitere Themen Hardware
Technik Elektrotechnik / Energietechnik
Schlagworte Coarse-Grained reconfigurable devices • Computer Architecture • Computer Engineering • Design • Ethernet • FPGA • FPGAs • Hardware • Integrated circuit • Modeling • operating system • Peripheral • Programmable Logic • reconfigurable computing • Supercomputer
ISBN-10 1-4020-6100-5 / 1402061005
ISBN-13 978-1-4020-6100-4 / 9781402061004
Haben Sie eine Frage zum Produkt?
PDFPDF (Wasserzeichen)
Größe: 8,5 MB

DRM: Digitales Wasserzeichen
Dieses eBook enthält ein digitales Wasser­zeichen und ist damit für Sie persona­lisiert. Bei einer missbräuch­lichen Weiter­gabe des eBooks an Dritte ist eine Rück­ver­folgung an die Quelle möglich.

Dateiformat: PDF (Portable Document Format)
Mit einem festen Seiten­layout eignet sich die PDF besonders für Fach­bücher mit Spalten, Tabellen und Abbild­ungen. Eine PDF kann auf fast allen Geräten ange­zeigt werden, ist aber für kleine Displays (Smart­phone, eReader) nur einge­schränkt geeignet.

Systemvoraussetzungen:
PC/Mac: Mit einem PC oder Mac können Sie dieses eBook lesen. Sie benötigen dafür einen PDF-Viewer - z.B. den Adobe Reader oder Adobe Digital Editions.
eReader: Dieses eBook kann mit (fast) allen eBook-Readern gelesen werden. Mit dem amazon-Kindle ist es aber nicht kompatibel.
Smartphone/Tablet: Egal ob Apple oder Android, dieses eBook können Sie lesen. Sie benötigen dafür einen PDF-Viewer - z.B. die kostenlose Adobe Digital Editions-App.

Buying eBooks from abroad
For tax law reasons we can sell eBooks just within Germany and Switzerland. Regrettably we cannot fulfill eBook-orders from other countries.

Mehr entdecken
aus dem Bereich