System on Chip Interfaces for Low Power Design - Sanjeeb Mishra, Neeraj Kumar Singh, Vijayakrishnan Rousseau

System on Chip Interfaces for Low Power Design

Buch | Softcover
406 Seiten
2015
Morgan Kaufmann Publishers In (Verlag)
978-0-12-801630-5 (ISBN)
85,95 inkl. MwSt
System on Chip Interfaces for Low Power Design provides a top-down understanding of interfaces available to SoC developers, not only the underlying protocols and architecture of each, but also how they interact and the tradeoffs involved. The book offers a common context to help understand the variety of available interfaces and make sense of technology from different vendors aligned with multiple standards. With particular emphasis on power as a factor, the authors explain how each interface performs in various usage scenarios and discuss their advantages and disadvantages. Readers learn to make educated decisions on what interfaces to use when designing systems and gain insight for innovating new/custom interfaces for a subsystem and their potential impact.

Sanjeeb Mishra is a Validation Architect with Intel. He has 15 years of experience ranging from hardware system design to SOC validation for telecom, consumer electronics, PC and mobility products; and has specific expertise on SoC architecture for mobile devices. Neeraj Kumar Singh is a Platform Architect for tablet platforms at Intel. Prior to this he worked on CPU, Graphics and Chipset validation tools. His areas of expertise are hardware software co-design, SoC system architecture, and system software design and development. Vijayakrishnan Rousseau is a Technical Lead at Intel. He has 15 years of experience in GPU and SOC validation with specialization in Display interfaces like HDMI, Display Port and Emulation.

SoC Design Fundamentals and Evolution
Understanding Power Consumption Fundamentals
Generic SoC Architecture and Components
Display Interfaces
Multimedia Interfaces
Communication Interfaces
Memory Interfaces
Security Interfaces
Power Interfaces
Sensor Interfaces
Input Device Interfaces
Debug Interfaces

Appendix A: USB3.0Appendix B: Industry ConsortiumsAppendix C: Overview of Intel SoC: Baytrail

Verlagsort San Francisco
Sprache englisch
Maße 191 x 235 mm
Gewicht 810 g
Themenwelt Mathematik / Informatik Informatik
Technik Elektrotechnik / Energietechnik
ISBN-10 0-12-801630-2 / 0128016302
ISBN-13 978-0-12-801630-5 / 9780128016305
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
den digitalen Office-Notizblock effizient nutzen für PC, Tablet und …

von Philip Kiefer

Buch | Softcover (2023)
Markt + Technik Verlag
9,95
ein Bericht aus Digitalien

von Peter Reichl

Buch (2023)
Muery Salzmann (Verlag)
19,00