Principles of Verifiable RTL Design - Lionel Bening, Harry D. Foster

Principles of Verifiable RTL Design

A functional coding style supporting verification processes in Verilog
Buch | Softcover
282 Seiten
2013 | 2nd ed. 2001. Softcover reprint of the original 2nd ed. 2001
Springer-Verlag New York Inc.
978-1-4757-7418-4 (ISBN)
139,09 inkl. MwSt
System designers, computer scientists and engineers have c- tinuously invented and employed notations for modeling, speci- ing, simulating, documenting, communicating, teaching, verifying and controlling the designs of digital systems. Initially these s- tems were represented via electronic and fabrication details. F- lowing C. E. Shannon’s revelation of 1948, logic diagrams and Boolean equations were used to represent digital systems in a fa- ion that de-emphasized electronic and fabrication detail while revealing logical behavior. A small number of circuits were made available to remove the abstraction of these representations when it was desirable to do so. As system complexity grew, block diagrams, timing charts, sequence charts, and other graphic and symbolic notations were found to be useful in summarizing the gross features of a system and describing how it operated. In addition, it always seemed necessary or appropriate to augment these documents with lengthy verbal descriptions in a natural language. While each notation was, and still is, a perfectly valid means of expressing a design, lack of standardization, conciseness, and f- mal definitions interfered with communication and the understa- ing between groups of people using different notations. This problem was recognized early and formal languages began to evolve in the 1950s when I. S. Reed discovered that flip-flop input equations were equivalent to a register transfer equation, and that xvi tor-like notation. Expanding these concepts Reed developed a no- tion that became known as a Register Transfer Language (RTL).

The Verification Process.- Coverage, Events and Assertions.- RTL Methodology Basics.- RTL Logic Simulation.- RTL Formal Verification.- Verifiable RTL Style.- The Bad Stuff.- Verifiable RTL Tutorial.- Principles of Verifiable RTL Design.

Erscheint lt. Verlag 23.3.2013
Zusatzinfo XXIV, 282 p.
Verlagsort New York, NY
Sprache englisch
Maße 155 x 235 mm
Themenwelt Informatik Weitere Themen CAD-Programme
Informatik Weitere Themen Hardware
Technik Elektrotechnik / Energietechnik
ISBN-10 1-4757-7418-4 / 1475774184
ISBN-13 978-1-4757-7418-4 / 9781475774184
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
Band 1: Produktion

von Thomas Bauernhansl

Buch | Hardcover (2024)
Springer Vieweg (Verlag)
99,99
Einführung in die Geometrische Produktspezifikation

von Daniel Brabec; Ludwig Reißler; Andreas Stenzel

Buch | Softcover (2023)
Europa-Lehrmittel (Verlag)
20,70