Direct Transistor-Level Layout for Digital Blocks

Buch | Hardcover
125 Seiten
2004
Springer-Verlag New York Inc.
978-1-4020-7665-7 (ISBN)

Lese- und Medienproben

Direct Transistor-Level Layout for Digital Blocks - Prakash Gopalakrishnan, Rob A. Rutenbar
106,99 inkl. MwSt
Cell-based design methodologies have dominated layout generation of digital circuits. Unfortunately, the growing demands for transparent process portability, increased performance, and low-level device sizing for timing/power are poorly handled in a fixed cell library.
Direct Transistor-Level Layout For Digital Blocks proposes a direct transistor-level layout approach for small blocks of custom digital logic as an alternative that better accommodates demands for device-level flexibility. This approach captures essential shape-level optimizations, yet scales easily to netlists with thousands of devices, and incorporates timing optimization during layout. The key idea is early identification of essential diffusion-merged MOS device groups, and their preservation in an uncommitted geometric form until the very end of detailed placement. Roughly speaking, essential groups are extracted early from the transistor-level netlist, placed globally, optimized locally, and then finally committed each to a specific shape-level form while concurrently optimizing for both density and routability.
The essential flaw in prior efforts is an over-reliance on geometric assumptions from large-scale cell-based layout algorithms. Individual transistors may seem simple, but they do not pack as gates do. Algorithms that ignore these shape-level issues suffer the consequences when thousands of devices are poorly packed. The approach described in this book can pack devices much more densely than a typical cell-based layout.
Direct Transistor-Level Layout For Digital Blocks is a comprehensive reference work on device-level layout optimization, which will be valuable to CAD tool and circuit designers.

Circuit Structure and Clustering.- Global Placement.- Detailed Placement and Layout Results.- Timing-Driven Placement.- Conclusion.

Zusatzinfo IX, 125 p.
Verlagsort New York, NY
Sprache englisch
Maße 156 x 232 mm
Themenwelt Informatik Weitere Themen CAD-Programme
Technik Elektrotechnik / Energietechnik
ISBN-10 1-4020-7665-7 / 1402076657
ISBN-13 978-1-4020-7665-7 / 9781402076657
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
Band 1: Produktion

von Thomas Bauernhansl

Buch | Hardcover (2024)
Springer Vieweg (Verlag)
99,99
Einführung in die Geometrische Produktspezifikation

von Daniel Brabec; Ludwig Reißler; Andreas Stenzel

Buch | Softcover (2023)
Europa-Lehrmittel (Verlag)
20,70