Application-Specific Hardware Architecture Design with VHDL - Bogdan Belean

Application-Specific Hardware Architecture Design with VHDL

(Autor)

Buch | Softcover
XI, 182 Seiten
2018 | 1. Softcover reprint of the original 1st ed. 2018
Springer International Publishing (Verlag)
978-3-319-87928-4 (ISBN)
117,69 inkl. MwSt
This book guides readers through the design of hardware architectures using VHDL for digital communication and image processing applications that require performance computing. sequential logic, structural and behavioral description, digital circuit design, and finite state machines.
This book guides readers through the design of hardware architectures using VHDL for digital communication and image processing applications that require performance computing. Further it includes the description of all the VHDL-related notions, such as language, levels of abstraction, combinational vs. sequential logic, structural and behavioral description, digital circuit design, and finite state machines. It also includes numerous examples to make the concepts presented in text more easily understandable.

Bogdan Belean was born in Tirgu-Mures, Romania, on February 7, 1983. He received the B.E. and Ph.D. degrees in electronics and telecommunication engineering from the Technical University of Cluj-Napoca, Romania in 2006 and 2010, respectively. Since 2008, he is involved in didactic activates as a research assistant and later as a Lecturer within the Technical University of Cluj-Napoca, Department of Communications. In 2011, Dr. Belean joined the department of Applied Physics within the National Institute for R&D of Isotopic and Molecular Technology, Cluj-Napoca. His research interests include signal and image processing, bioinformatics and application specific hardware architectures for parallel computing. His research results include over 30 publications and two open-source software solutions for bio-medical image analysis.

Introduction to VHDL.- High Throughput Hardware Architecture for LDPC decoders.- Hardware Architecture for Hamming Codes.- Hardware Architecture for Edge Detection.- Hardware architectures for iterative algorithm implementations.- Content addressable memories (CAM) for search algorithms optimization.

Erscheint lt. Verlag 25.8.2018
Reihe/Serie Signals and Communication Technology
Zusatzinfo XI, 182 p. 75 illus., 8 illus. in color.
Verlagsort Cham
Sprache englisch
Maße 155 x 235 mm
Gewicht 308 g
Themenwelt Mathematik / Informatik Informatik
Technik Elektrotechnik / Energietechnik
Schlagworte Circular Hough Transformation • Content Addressable Memories CAM • Digital Circuit Design • Edge Detection • finite state machines • Higher Order Hamming Code • High Throughput Hardware • Image Convolution • Iterative Algorithm Implementation • LDPC Decoder
ISBN-10 3-319-87928-6 / 3319879286
ISBN-13 978-3-319-87928-4 / 9783319879284
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
den digitalen Office-Notizblock effizient nutzen für PC, Tablet und …

von Philip Kiefer

Buch | Softcover (2023)
Markt + Technik Verlag
9,95
ein Bericht aus Digitalien

von Peter Reichl

Buch (2023)
Muery Salzmann (Verlag)
19,00