Low-Power Design and Power-Aware Verification (eBook)
XV, 155 Seiten
Springer-Verlag
978-3-319-66619-8 (ISBN)
Until now, there has been a lack of a complete knowledge base to fully comprehend Low power (LP) design and power aware (PA) verification techniques and methodologies and deploy them all together in a real design verification and implementation project. This book is a first approach to establishing a comprehensive PA knowledge base.
LP design, PA verification, and Unified Power Format (UPF) or IEEE-1801 power format standards are no longer special features. These technologies and methodologies are now part of industry-standard design, verification, and implementation flows (DVIF). Almost every chip design today incorporates some kind of low power technique either through power management on chip, by dividing the design into different voltage areas and controlling the voltages, through PA dynamic and PA static verification, or their combination.
The entire LP design and PA verification process involves thousands of techniques, tools, and methodologies, employed from the r
egister transfer level (RTL) of design abstraction down to the synthesis or place-and-route levels of physical design. These techniques, tools, and methodologies are evolving everyday through the progression of design-verification complexity and more intelligent ways of handling that complexity by engineers, researchers, and corporate engineering policy makers.
Progyna Khondkar is a low power design and verification expert and senior verification engineer at Mentor Graphics in the design verification technology division (DVT). He holds two patents and has numerous publications in power aware verification. He has strong focus on electronics, computer and information science education, research and teaching experiences in top level universities in Asia. He has worked for Hardware-Software design, development, integration, test and verification in the world class ASIC & Electronic Design Automation (EDA) companies for the last 15 years. He holds a PhD in Computer Science and is a senior member of IEEE. He also serves as a member of editorial board and reviewer of Journal of INFORMATION, IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, IEEE Transactions on Computers and Journal of VLSI Design and Verification (JVLSIDV).
Progyna Khondkar is a low power design and verification expert and senior verification engineer at Mentor Graphics in the design verification technology division (DVT). He holds two patents and has numerous publications in power aware verification. He has strong focus on electronics, computer and information science education, research and teaching experiences in top level universities in Asia. He has worked for Hardware-Software design, development, integration, test and verification in the world class ASIC & Electronic Design Automation (EDA) companies for the last 15 years. He holds a PhD in Computer Science and is a senior member of IEEE. He also serves as a member of editorial board and reviewer of Journal of INFORMATION, IEEE Transactions on Computer-Aided Design of Integrated Circuit and Systems, IEEE Transactions on Computers and Journal of VLSI Design and Verification (JVLSIDV).
1 Introduction2 Background 2.1 The Power of Intent 2.2 The Abstraction of UPF3 Modeling UPF 3.1 Fundamental Constructs of UPF 3.1.1 UPF Power Domain and Domain Boundary 3.1.2 UPF Power Supply and Supply Networks 3.1.3 UPF Power Stages 3.1.4 UPF Power Strategies 3.2 Succssively Refinable UPF 3.3 Incrementally Refinable UPF 3.4 Hierarchical UPF4 Power Aware Standardization of Library 4.1 Liberty Power Management Attributes 4.2 Power Aware Verification Model Libraries 4.2.1 Non-PA Simulation Model Library 4.2.2 PA-Simulation Model Library 4.2.3 Extended-PA-Simulation Model Library5 UPF Based Power Aware Dynamic Simulation 5.1 PA Dynamic Verification Techniques 5.2 PA Dynamic Simulation: Fundamentals 5.3 PA Dynamic Simulation: Verification Features 5.4 PA Dynamic Simulation: Verification Practices 5.5 PA Dynamic Simulation: Library Processing 5.6 PA Dynamic Simulation: Testbench Requirements 5.7 PA Dynamic Simulation: Custom PA Checkers and Monitors 5.8 PA Dynamic Simulation: Post-Synthesis Gate-Level Simulation 5.9 PA Dynamic Simulation: Simulation Results and Debugging Techniques6 Power Aware Dynamic Simulation Coverage 6.1 PA Dynamic Simulation: Coverage Fundamentals 6.2 PA Dynamic Simulation : Coverage Features 6.3 PA Dynamic Simulation: Coverage Practices 6.3.1 Coverage Computation Model: For PA Dynamic Checks 6.3.2 Coverage Computation Model: For Power Stakes and Power State Transitions 6.3.3 Autotestplan Generation: From PA Dynamic Checks and Power State Transitions 6.3.4 Coverage Computation Model: For Cross-Coverage 7 UPF Based Power Aware Static Verification 7.1 PA Static Checks: Fundamental Techniques 7.2 PA Static Checks: Verification Features 7.3 PA Static Checks Library Processing 7.4 PA Static Checks: Verification Practices 7.5 PA Static Checks: Static Checker Results and Debugging Techniques8 References.
Erscheint lt. Verlag | 5.10.2017 |
---|---|
Zusatzinfo | XV, 155 p. 19 illus., 12 illus. in color. |
Verlagsort | Cham |
Sprache | englisch |
Themenwelt | Mathematik / Informatik ► Informatik ► Software Entwicklung |
Technik ► Elektrotechnik / Energietechnik | |
Schlagworte | chip design • dynamic verification • Low Power Design • Power Aware Verification • Silicon Engineering • static verification • Unified Power Format (UPF) |
ISBN-10 | 3-319-66619-3 / 3319666193 |
ISBN-13 | 978-3-319-66619-8 / 9783319666198 |
Haben Sie eine Frage zum Produkt? |
Größe: 2,5 MB
DRM: Digitales Wasserzeichen
Dieses eBook enthält ein digitales Wasserzeichen und ist damit für Sie personalisiert. Bei einer missbräuchlichen Weitergabe des eBooks an Dritte ist eine Rückverfolgung an die Quelle möglich.
Dateiformat: PDF (Portable Document Format)
Mit einem festen Seitenlayout eignet sich die PDF besonders für Fachbücher mit Spalten, Tabellen und Abbildungen. Eine PDF kann auf fast allen Geräten angezeigt werden, ist aber für kleine Displays (Smartphone, eReader) nur eingeschränkt geeignet.
Systemvoraussetzungen:
PC/Mac: Mit einem PC oder Mac können Sie dieses eBook lesen. Sie benötigen dafür einen PDF-Viewer - z.B. den Adobe Reader oder Adobe Digital Editions.
eReader: Dieses eBook kann mit (fast) allen eBook-Readern gelesen werden. Mit dem amazon-Kindle ist es aber nicht kompatibel.
Smartphone/Tablet: Egal ob Apple oder Android, dieses eBook können Sie lesen. Sie benötigen dafür einen PDF-Viewer - z.B. die kostenlose Adobe Digital Editions-App.
Buying eBooks from abroad
For tax law reasons we can sell eBooks just within Germany and Switzerland. Regrettably we cannot fulfill eBook-orders from other countries.
aus dem Bereich