Fast Simulation of Computer Architectures -

Fast Simulation of Computer Architectures

Buch | Softcover
244 Seiten
2012 | Softcover reprint of the original 1st ed. 1995
Springer-Verlag New York Inc.
978-1-4613-6002-5 (ISBN)
106,99 inkl. MwSt
Chapters in Fast Simulation of Computer Architectures cover topics such as how to collect traces, emulate instruction sets, simulate microprocessors using execution-driven techniques, evaluate memory hierarchies, apply statistical sampling to simulation, and how to augment simulation with performance bound models. The chapters have been written by many of the leading researchers in the area, in a collaboration that ensures that the material is both coherent and cohesive.
Audience: Of tremendous interest to practising computer architect designers seeking timely solutions to tough evaluation problems, and to advanced upper division undergraduate and graduate students of the field. Useful study aids are provided by the problems at the end of Chapters 2 through 8.

1 Introduction.- 2 Shade: A Fast Instruction-Set Simulator for Execution Profiling.- 1 Introduction.- 2 Related Work.- 3 Analyzer Interface.- 4 Implementation.- 5 Cross Shades.- 6 Performance.- 7 Conclusions.- 8 Acknowledgements.- 3 Instrumentation Tools.- 1 Introduction.- 2 When To Instrument Code.- 3 How Late Code Modification Tools are Built.- 4 Current Instrumentation Tools.- 4 Stack-Based Single-Pass Cache Simulation.- 1 Introduction.- 2 Single-Pass Cache Simulation.- 3 Extensions to Single-Pass Techniques.- 4 Concluding remarks.- 5 Non-Stack Single-Pass Simulation.- 1 Introduction.- 2 Fully-associative Cache Simulation.- 3 Binomial Forest Simulation.- 4 Write-buffer Simulation.- 5 Directions for future work.- 6 Execution Driven Simulation of Shared Memory Multiprocessors.- 1 Introduction.- 2 Implementation Decisions.- 3 Example Simulators.- 4 Code Augmentations.- 5 The Simulator Half.- 6 Performance Characteristics.- 7 Summary.- 7 Sampling for Cache and Processor Simulation.- 1 Introduction.- 2 Statistical Sampling.- 3 An Example.- 4 Concluding Remarks.- 8 Performance Bounds for Rapid Computer System Evaluation.- 1 Introduction.- 2 Outline of Approach.- 3 Simple Bounds Model.- 4 Data Dependence And Scalar CPUs.- 5 MACS: A Hierarchical Performance Model.- 6 Conclusion.

Zusatzinfo IX, 244 p.
Verlagsort New York, NY
Sprache englisch
Maße 155 x 235 mm
Themenwelt Mathematik / Informatik Informatik Netzwerke
Mathematik / Informatik Informatik Theorie / Studium
Informatik Weitere Themen Hardware
ISBN-10 1-4613-6002-1 / 1461360021
ISBN-13 978-1-4613-6002-5 / 9781461360025
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
entwickle, drucke und baue deine DIY-Objekte

von Stephan Regele

Buch | Hardcover (2023)
Hanser, Carl (Verlag)
34,99