Equivalence Checking of Digital Circuits - Paul Molitor, Janett Mohnke

Equivalence Checking of Digital Circuits

Fundamentals, Principles, Methods
Buch | Softcover
263 Seiten
2010 | Softcover reprint of the original 1st ed. 2004
Springer-Verlag New York Inc.
978-1-4419-5423-7 (ISBN)
160,49 inkl. MwSt
Hardware veri?cation is the process of checking whether a design conforms to its speci?cations of functionality and timing. Thus, it is desirable to detect design errors early in the design process and not just after producing the prototype chip.
Hardware veri?cation is the process of checking whether a design conforms to its speci?cations of functionality and timing. In today’s design processes it becomes more and more important. Very large scale integrated (VLSI) circuits and the resulting digital systems have conquered a place in almost all areas of our life, even in security sensitive applications. Complex digital systems control airplanes, have been used in banks and on intensive-care units. Hence, the demand for error-free designs is more important than ever. In addition, economic reasons underline this demand as well. The design and production process of present day VLSI-circuits is highly time- and cost-intensive. Mo- over, it is nearly impossible to repair integrated circuits. Thus, it is desirable to detect design errors early in the design process and not just after producing the prototype chip. All these facts are re?ected by developing and prod- tion statistics of present day companies. For example, In?neon Technologies [118] assumed that about 60% to 80% of the overall design time was spent for veri?cation in 2000. Other sources cite the 3-to-1 head count ratio between veri?cation engineers and logic designers. This shows that verifying logical correctness of the design of hardware systems is a major gate to the problem of time-to-market (cf. [113]). With the chip complexity constantly increasing, the dif?culty as well as the - portance of functional veri?cation of new product designs has been increased. It is not only more important to get error-free designs.

Fundamentals.- Preliminaries.- Representation of Boolean and Pseudo Boolean Functions.- Equivalence Checking of Combinational Circuits.- Use of Canonical Data Structures.- SAT and ATPG Based Equivalence Checking.- Exploiting Similarities.- Checking Equivalence for Partial Implementations.- Permutation Independent Boolean Comparison.- Equivalence Checking of Sequential Circuits.- Formal Basics.- The Latch Correspondence Problem.

Erscheint lt. Verlag 7.12.2010
Zusatzinfo XIII, 263 p.
Verlagsort New York, NY
Sprache englisch
Maße 155 x 235 mm
Themenwelt Mathematik / Informatik Informatik Software Entwicklung
Informatik Weitere Themen CAD-Programme
Technik Elektrotechnik / Energietechnik
ISBN-10 1-4419-5423-6 / 1441954236
ISBN-13 978-1-4419-5423-7 / 9781441954237
Zustand Neuware
Haben Sie eine Frage zum Produkt?
Mehr entdecken
aus dem Bereich
Einführung in die Geometrische Produktspezifikation

von Daniel Brabec; Ludwig Reißler; Andreas Stenzel

Buch | Softcover (2023)
Europa-Lehrmittel (Verlag)
20,70