Frage zu Artikel "ASIC and FPGA Verification"