Frage zu Artikel "Logic Synthesis for FPGA-Based Finite State.."