Frage zu Artikel "Chip Design for Submicron Vlsi Cmos Layout &.."