Frage zu Artikel "Verification Methodology Manual for SystemVerilog"