

Contents

1	Introduction	1
1.1	Overview	1
1.2	Book Organisation	3
2	Wireless Multimedia Sensor Network Technology	5
2.1	Introduction	5
2.2	WMSN Network Technology	6
2.2.1	Structure of a WMSN Network	7
2.2.2	WMSN Network Architecture	9
2.3	WMSN Node Technology	13
2.3.1	Structure of a WMSN Node	13
2.3.2	Sensing Unit	14
2.3.3	Processor Unit	19
2.3.4	Communication Unit	23
2.3.5	Power Unit	27
2.3.6	Frame Memory	31
2.3.7	Localisation Unit	31
2.4	Information Processing in WMSN	32
2.4.1	Multi-Camera Network Models	32
2.4.2	Collaborative Object Detection, Tracking and Recognition	33
2.4.3	Information Reduction in WMSN	35
2.5	Applications of WMSNs	37
2.6	Chapter Summary	38
3	Hardware Technology and Programming Languages for Reconfigurable Devices	39
3.1	Introduction	39
3.2	Hardware Technology for Reconfigurable Hardware	40
3.2.1	System-Level Architectures	41
3.2.2	Reconfigurable-Level Models	43

3.2.3	Functional Block Architectures	46
3.2.4	Soft-Core Microprocessor Architectures	52
3.3	Programming Languages for Reconfigurable Devices	53
3.3.1	Hardware Description Languages (HDLs)	54
3.3.2	HDL Design Flow	54
3.3.3	HDL Abstraction Models	56
3.3.4	Advantages of HDLs	57
3.3.5	Examples of HDLs	58
3.4	Chapter Summary	68
4	FPGA Wireless Multimedia Sensor Node Hardware Platforms	69
4.1	Introduction	69
4.2	WMSN Hardware Platforms	71
4.2.1	Low-Cost WMSN Platform Using Celoxica RC10	72
4.2.2	Medium-Cost WMSN Platform Using Celoxica RC203E	73
4.2.3	Digi XBee ZB Zigbee Wireless Module	74
4.2.4	Platform Architecture	75
4.2.5	Memory Architecture	75
4.3	WMSN Processor Architecture	77
4.3.1	Structure of a MIPS Microprocessor and Customisations	77
4.3.2	Strip-Based MIPS Processor Architecture	80
4.4	Discrete Wavelet Transform and Handel-C Implementation	90
4.4.1	Lifting-Based DWT	91
4.4.2	Hardware Architecture for DWT	94
4.4.3	Stage 0: Data Copy	94
4.4.4	Stage 1: Discrete Wavelet Transform	94
4.5	Hardware Platform Implementations	102
4.6	Chapter Summary	102
5	Single-View Information Reduction Techniques for WMSN Using Event Detection	105
5.1	Introduction	105
5.2	Computational Visual Attention and Models	108
5.2.1	High-Level and Low-Level Features	108
5.2.2	Bottom-Up and Top-Down Approaches	108
5.2.3	Centre-Surround Process	109
5.2.4	Saliency Map	110
5.2.5	Visual Attention Models	111
5.3	Low-Complexity and Low-Memory VA Model	122
5.3.1	Integer-Based MSF Model for Hardware Implementation	123
5.3.2	Lowering Memory Requirements Through Strip-Based Processing	125
5.4	Hardware Implementation on the WMSN Platform	129
5.4.1	Stages 0 and 1: Data Copy and DWT	129
5.4.2	Stage 2: Feature Emphasis	129

5.4.3	Stage 3: Feature Combination	135
5.4.4	Stage 4: Upsampling and Across Level Combination	136
5.4.5	Stage 5: Salient Pixel Computation.....	145
5.4.6	Stage 6: Information Reduction Using Salient Patches.....	146
5.5	Hardware Setup and Results	152
5.6	Chapter Summary.....	156
6	Single-View Information Reduction Techniques for WMSN Using Event Compression	159
6.1	Introduction	159
6.2	Visual Compression and Models.....	161
6.2.1	Spatial and Temporal Redundancy	161
6.2.2	Lossy and Lossless Compression	162
6.2.3	Evaluation of Image Quality	162
6.2.4	Image Compression Models	163
6.3	SPIHT Coding with Improvements	176
6.3.1	Low-Memory Implementation of SPIHT Coding	177
6.3.2	Modified SPIHT Algorithm.....	184
6.3.3	Listless SPIHT-ZTR Coding	190
6.4	Hardware Implementation on the WMSN Platform	193
6.4.1	Stages 0 and 1: Data Copy and DWT	195
6.4.2	Stage 2: Upward Scanning Significance Data Collection ...	196
6.4.3	Stage 3: Downward Scanning Listless SPIHT-ZTR Coding	198
6.5	Hardware Setup and Results	198
6.6	Chapter Summary.....	206
7	Multiple-View Information Reduction Techniques for WMSN Using Image Stitching	207
7.1	Introduction	207
7.2	Joint-Sources Compression	208
7.2.1	Slepian–Wolf and Wyner–Ziv Theorems	210
7.2.2	Collaborative Correspondence Analysis	213
7.2.3	Comparison of Joint-Sources Compression	214
7.3	Feature Extraction	215
7.3.1	Harris Corner Detector	215
7.3.2	Harris–Laplace Detector	216
7.3.3	Laplacian-of-Gaussian (LoG) Detector	216
7.3.4	Features from Accelerated Segment Test (FAST) Detector	217
7.3.5	Scale Invariant Feature Transform (SIFT)	217
7.3.6	Comparison of Feature Extraction Methods	218
7.4	Overview of Image Stitching.....	219
7.4.1	Feature Points Descriptor and Image Matching.....	220
7.4.2	Transformation Parameters and Image Stitching	221
7.4.3	Post-Processing	222

7.5	Analysis of Feature Extraction Methods on Subsampled Images ...	223
7.5.1	Minimum Resolution of Subsampled Images	223
7.5.2	Number of Feature Points	224
7.6	Proposed Framework	226
7.6.1	Stage 1: Send Images to Aggregation Node	228
7.6.2	Stage 2: Correspondence Analysis and Image Stitching	229
7.6.3	Stage 3: Generate Data for Visual Nodes	229
7.6.4	Stage 4: Discard the Overlapping Regions	233
7.6.5	One-Pass Downward Scanning SPIHT Coding	233
7.7	Simulation Results	239
7.7.1	Relationship Between Overlapping Regions and Number of Output Bits	240
7.8	Hardware Implementation.....	241
7.9	Experimental Results	243
7.10	Chapter Summary.....	247
A	Appendix	249
References	271
Index	279